Dual-ALU Processor for Speech Signal Processing

نویسندگان

  • Gin-Der Wu
  • Kuei-Ting Kuo
چکیده

This paper proposed a low-cost dual-ALU processor for speech recognition. It does not give an emphasis on sophistication but on low-cost solution. The dual-ALU architecture provides parallel calculation capability. For the consideration of chip size, the area of the second ALU is only half of the first ALU. We use hardware-software codesign method to implement the speech recognition. The feature extraction bases on LPC-cepstrum coefficients, and template matching employs Hidden Markov Models (HMM). The processor is designed to process the HMM and connect with the ASIC of LPC-cepstrum.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

System-on-Chip Architecture for Speech Recognition

This paper proposed a system-on-chip (SOC) architecture for speech recognition which is speaker dependent. The feature extraction bases on LPC (linear predictive coefficient)-cepstrum coefficients, and template matching employs Hidden Markov Models (HMM). It does not aim to offer a sophisticated solution but rather a high speed solution. This SOC architecture includes an ASIC of LPC-cepstrum an...

متن کامل

An embedded audio-visual tracking and speech purification system on a dual-core processor platform

Design of an embedded audio–visual tracking and speech purification system is described in this paper. The system is able to perform human face tracking, voice activity detection, sound source direction estimation, and speech enhancement in real-time. Estimating the sound source directions helps to initialize the human face tracking module when the target changes the direction. The implementati...

متن کامل

Block Floating Point Interval ALU for Digital Signal Processing

Numerical analysis on real numbers is performed using either pointwise arithmetic or interval arithmetic. Today, interval analysis is a mature discipline and finds use not only in error analysis but also control applications such as robotics. The interval arithmetic hardware architecture proposed in the work [W. Edmonson, R. Gupte, J. Gianchandani, S. Ocloo, W. Alexander, Interval arithmetic lo...

متن کامل

طراحی و ساخت یک سیستم تشخیص خواب آلودگی راننده مبتنی بر پردازش‌گر سیگنال TMS320C5509A

Every year, many people lose their lives in road traffic accidents while driving vehicles throughout the world. Providing secure driving conditions highly reduces road traffic accidents and their associated death rates. Fatigue and drowsiness are two major causes of death in these accidents; therefore, early detection of driver drowsiness can greatly reduce such accidents. Results of NTSB inves...

متن کامل

A low-power programmable DSP core architecture for 3G mobile terminals

We have developed a new-generation, general-purpose digital signal processor (DSP) core with low power dissipation for use in third-generation (3G) mobile terminals. The DSP core employs a 4-way VLIW (very long instruction word) approach, as well as a dual-multiply-accumulate (dual-MAC) architecture with good orthogonality. It is able to perform both video and speech codec for 3G wireless commu...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2010